Successful Application of Open Architecture Development

DoD Embedded Systems

Mike Hackert (NAVAIR)
Jason Dirner (CERDEC)
Dr. Ilya Lipkin (AFLCMC)
Open Architecture Goals
For SOSA, CMOSS, and HOST

• Enable cost savings/cost avoidance through reuse
• Facilitate technology refresh
  – Delivery of new capabilities or replacement technology without changing all components in the entire system

• Improve interoperability
  – Independently exchange software and hardware modules

• Faster incorporation of innovation
  – Operational flexibility to rapidly configure and reconfigure available assets to meet rapidly changing operational requirements

• Enhance competition
  – Open architecture with severable modules, allowing components to be openly competed

Who’s Who (or acronym definition)

- **HOST**
  - Hardware Open Systems Technologies standard
  - Initiated by US Navy’s Naval Air Systems Command (NAVAIR) Patuxent River MD ~2014

- **CMOSS**
  - Command, Control, Communications, Computers, Intelligence, Surveillance and Reconnaissance (C4ISR) / Electronic Warfare (EW) Modular Open Suite of Standards
  - Initiated by US Army’s Communications-Electronics Research, Development and Engineering Center (CERDEC) at Aberdeen Proving Grounds MD ~2013

- **SOSA**
  - Sensor Open System Architecture Standard
  - Initiated by US Air Force’s Life Cycle Management Center (AFLCMC) at Wright-Patterson AFB, Ohio as an Open Group committee
    - Stood up as consortium November 2017
What is HOST?

• **A specification methodology for state-of-the-art embedded systems development and acquisition**
  – Extensible beyond its current avionic and ground vehicle focus

• **A compilation of established industry standards**
  – Mainly defines module level requirements
  – Additionally includes requirements applicable to chassis

• **Started with an OpenVPX Tier 2 standard**
  – Adds specificity to VITA’s OpenVPX 65 standard (e.g. limits the “shopping list” of options)
  – Flexibility to add new Tier 2 standards for other technologies

• **Focused on establishing interoperability and interchangeability at the module level**
Applying HOST Standards

HOST Architecture

Tier I
Core Tenets
Standard

Tier II
Core Technology
1 Standard

Tier II
Core Technology
2 Standard

... Tier II
Core Technology n
Standard

Component Registry

Product Design Flow

Platform Requirements
Mission, Environment,
Operational Capabilities, etc.

Product Performance
Specification

DESIGN PROCESS

Product Specification

"Approved for public release; distribution is unlimited"
CMOSS Vision

CERDEC Public Release Distribution Statement A – “Approved for public release; distribution is unlimited”
Facets that Comprise a SOSA Module

- SOSA specifications are based on convergence of domains of knowledge for: business logic (market and government-driven forces), and technical (software, hardware, and electrical/mechanical interfaces).
HOST’s Acquisition Success Stories

• Joint Strike Fighter (JSF) F-35 Technology Refresh 3\(^1\)
  – Integrated Core Processor (ICP)
  – Panoramic Cockpit Display Electronic Unit (PCDEU)

• Mission Computer Alternative
  – A family of mission computers under development for legacy aircraft

• Future Vertical Lift

Lockheed Martin Selects Harris Corporation to Deliver F-35’s Next Generation Computer Processor

September 27, 2018

FORT WORTH, Texas, Sept. 27, 2018 — Lockheed Martin (NYSE: LMT) has selected Harris Corporation (NYSE: HRS) to develop and deliver the next generation Integrated Core Processor (ICP) for the F-35 (https://www.f35.com/) fighter jet. The Lockheed Martin-Hed competition within the F-35 supply chain will significantly reduce costs and enhance capability.

Reduce Costs, Increased Performance

The Harris-built ICP will be integrated into F-35 aircraft starting with Lot 15 aircraft, expected to begin deliveries in 2023. The next generation ICP system is targeted to generate the following results compared to the current system:

- 75 percent reduction in unit cost
- 25 times increase in computing power to support planned capability enhancements
- Greater software stability, higher reliability, and increased diagnostics resulting in lower sustainment costs
- An Open System Architecture to enable the flexibility to add, upgrade and update future capabilities

“The new F-35 ICP will pave the way for system scalability well into the future,” said Ed Zoiss, president, Harris Electronic Systems. “Open systems are the future of avionics and Harris has invested substantial R&D to deliver more affordable and higher performance solutions than would have been possible using proprietary technology.”

CMOSS’s Acquisition Success Stories

- **Multi-Function Electronic Warfare Air Large (MFEW-AL)**
  - Offensive Electronic Attack / Electronic Warfare Support System to be mounted on a Class IV Unmanned Aircraft System (UAS)
  - MFEW-AL Capabilities Description Document (CDD) was validated by the Army on 8 December 2017
  - Prototype project awarded using Consortium for Command, Control, and Communications in Cyberspace (C5) Other Transaction Authority (OTA)

- **PEO C3T Rapid Innovation Fund (RIF) Requirement – Hardware and Software Convergence**
  - Develop and demonstrate a reliable and secure Radio Frequency (RF) communications capability on chassis card modules which supports converged platform architecture
  - Comply with the Software Communications Architecture (SCA), support the Joint Tactical Radio System (JTRS) compliant waveforms, and implement the Soldier Radio Waveform (SRW)
  - Awarded using the FY 2017 RIF Broad Agency Announcement (BAA)

- **Joint Battle Command – Platform (JBC-P)**
Mission Statement:
To build on proven successes integrating warfighting capabilities providing a robust, secure, simple, and sustainable Mission Command system. This system provides real-time, relevant C2 information allowing leaders to gain tactical situational awareness and understanding to operate and win in a complex world.

Characteristics / Description:

- The JBCP program consists of three core capabilities:
  1. **Hardware:** Mounted Family of Computer Systems (MFOCS), KGV-72, BFT & GPS Transceivers
  2. **Software:** Joint Battle Command Platform (JBCP)
  3. **Network:** Blue Force Tracking (BFT1 and BFT2), Network Operations Center
JBC-P Program Overview

Basis of Issue: 120K Platforms

Notable Platforms: US Army
- Bradley
- Knight
- Abrams
- MLRS
- M88
- Paladin
- MRAP
- Meridian
- LMTV
- HEMTT
- Black Hawk
- Kiowa
- Chinook
- Apache
- Super Stallion
- AAV
- M1068 SICPS
- HMMWV
- M577
- M1064 Mortar
- Hunter
- Warrior
- Sherpa
- RC-13 (SEMA ISR)
- Riverine Boats
- JSTARS
- C-130E
- Hunter Hawk
- Sea Knight
- ASV
- M-ATV
- LAV-25

Notable Platforms: USMC
- LAV
- Super Stallion
- Abrams
- MRAP
- HMMWV
- M88
- Armored Knight
- HMMWV
- HMMWV
- M88
- JCR TBD
- C-130E
- Hunter Hawk
- Shadow
- M577
- LATV
- JLTV

Notable Platforms: Navy & Air Force
- JSTARS
- Riverine Boats
- FAASV
- Sherpa
- Warrior
- Hunter Hawk
- JSTARS
- C-130E
- Hunter
- Shadow
- M577
- LATV
- JLTV
JBC-P Program Overview

Technology Transition to Product Office

• NOV - DEC 2018:
  a) Explore Existing and Emerging CMOSS Compliant Hardware
     - Open VPX Backplane and Chassis
     - Card Configurations and Capabilities
  b) Brief FY21-25 JBCP Program Objective Memorandum (POM) Defining Funding for Next-Generation HW Requirements

• JAN - MAR 2019:
  a) Establish CERDEC FSA Support to JBCP Product Office
  b) Dedicate CERDEC HMMWV and Stryker Platforms at Ft. Dix, NJ to Serve as Vehicle Integration Test Platforms

• APR - JUN 2019:
  a) Port JBCP SW into Card Format
  b) JBCP Product Office Hosts 1st in Recurring Series of Industry HW/SW Convergence Experiment Exercises to Demonstrate Technology Maturity and CMOSS Conformance

• JUL - SEP 2019:
  a) Scope Requirements for 1st Generation HW Increment
  b) Release RFI(s) to Industry

• OCT - DEC 2019:
  a) 2nd HW/SW Convergence Experiment Exercise
  b) Release RFP to Industry for 1st Gen HW Increment

Schedule and Events Tentative and Subject to Change
CMOSS’s Foreign Adoption

- **United Kingdom (UK) Ministry of Defence (MoD)**
  - The UK MoD is considering the use of the MORA and OpenVPX elements of CMOSS as part of a Future Force Protection procurement programme
  - Currently in its concepts and assessments phase, the work continues to identify and understand opportunities to exploit relevant open standards in development (both nationally and internationally) in order to deliver the next generation of cutting-edge capabilities

- **Canadian Department of National Defence (DND)**
  - Defence Research and Development Canada (DRDC) is leveraging MORA as part of an RF Conditioning and Distribution (RCD) prototype
# SOSA Hardware Working Group Roadmap

<table>
<thead>
<tr>
<th>FY16</th>
<th>FY17</th>
<th>FY18</th>
<th>FY19</th>
<th>FY20</th>
<th>FY21</th>
<th>FY22</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Sensor Open System Architecture</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EO/IR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SGIN/COMMS</td>
<td></td>
<td>3U OpenVPX</td>
<td></td>
<td></td>
<td></td>
<td>6U OpenVPX added</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EW/Radar</td>
<td></td>
<td>6U OpenVPX added</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Aggregate Data Rates</td>
<td>100Gb/s</td>
<td>200Gb/s</td>
<td>400Gb/s</td>
<td>800Gb/s</td>
<td>1000Gb/s</td>
<td></td>
</tr>
<tr>
<td></td>
<td>25 Gb/s per lane</td>
<td>40Gb/s per lane</td>
<td>50Gb/s per lane</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Plane</td>
<td>All Standard Electrical Connectors</td>
<td>Mix of Electrical and Optical</td>
<td>All Optical Connections</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Control Plane – always electrical</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power and Utility Plane – always electrical</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.3V/5V/12V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Approved for public release; distribution is unlimited
Case: 88ABW-2019-0169; Cleared: 2019-01-14
# SOSA Hardware Working Group Roadmap Cont.

<table>
<thead>
<tr>
<th>FY16</th>
<th>FY17</th>
<th>FY18</th>
<th>FY19</th>
<th>FY20</th>
<th>FY21</th>
<th>FY22</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensor Open System Architecture</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>VITA 48.2</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>VITA 48.8</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>VITA 48.2 to VITA 48.8 Adaptation</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>VITA 48.4</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Drones</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Small Air Vehicles</strong></td>
<td><strong>Small Sats</strong></td>
<td><strong>Small GRND Vehicles</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Compact Boards and Chassis</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Commercial Applications of SOSA – SFF</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Approved for public release; distribution is unlimited  
Case: 88ABW-2019-0169; Cleared: 2019-01-14
## Commercial Hardware Roadmap

<table>
<thead>
<tr>
<th>CY16</th>
<th>CY17</th>
<th>CY18</th>
<th>CY19</th>
<th>CY20</th>
<th>CY21</th>
<th>CY22</th>
</tr>
</thead>
<tbody>
<tr>
<td>Photonic Transceivers</td>
<td>10-14 Gb/s per lane</td>
<td>28 Gb/s per lane</td>
<td>?</td>
<td>56 Gb/s per lane</td>
<td></td>
<td></td>
</tr>
<tr>
<td># of channels per Transceiver</td>
<td>12 (Unidirectional)</td>
<td>12 (Bidirectional)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Copper Connectors/Backplane</td>
<td>4+4 (Bidirectional)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Processors</td>
<td>PCIe Gen 3 (8 Gb/s per lane)</td>
<td>PCIe Gen 4 (16 Gb/s per lane)</td>
<td>PCIe Gen 5 (32 Gb/s per lane)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPGAs</td>
<td>14 Gb/s per lane</td>
<td>28-33 Gb/s per lane</td>
<td>56 Gb/s per lane</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ethernet</td>
<td>40 Gb/s</td>
<td>100 Gb/s</td>
<td>200 Gb/s</td>
<td>400 Gb/s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sensor Technologies</td>
<td>14-bit 3 GSPS</td>
<td>12-bit 6 GSPS</td>
<td>12-bit 10 GSPS</td>
<td>10-bit 20 GSPS</td>
<td>16-bit 1000 MSPS</td>
<td></td>
</tr>
<tr>
<td>Software Defined Radios</td>
<td>1000 MHz IF BW</td>
<td>2000 MHz IF BW</td>
<td>500 MHz IF BW</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Approved for public release; distribution is unlimited
Case: 88ABW-2019-0169; Cleared: 2019-01-14
Summary

• **HOST is real!**
  – HOST is on contract for ACAT level acquisition programs

• **Tri-service convergence occurring in SOSA**
  – SOSA and CMOSS’s collection of standards for OpenRF applications are aligning
  – CMOSS and HOST’s collection of hardware are aligning
  – SOSA has become the focal point of embedded system standardization development

• **Tri-service Coordination for a Common Architecture Approach**
  – Establishing a common, tri-service approach to embedded system standardization
  – Using industry standards wherever possible (e.g. VITA, VICTORY, MORA, etc.)
    • Adding specificity where necessary for interchangeability or interoperability
  – Creating / extending standards where necessary
    • Examples include chassis / hardware management
Tri-Service Open Architecture Plugfest

Interoperability Demo

HOST/CMOSS/SOSA™ Hardware

January 29, 2020 • Atlanta, GA